

# MICROPROCESSOR WITH PACKING OPERATION OF COMPOSITE OPERANDS

**Patent number:** WO9617291

**Publication date:** 1996-06-06

**Inventor:** PELEG ALEXANDER; YAARI YAAKOV; MITTAL MILLIND; MENNEMEIER LARRY M; EITAN BENNY

**Applicant:** INTEL CORP [US]

**Classification:**

- **international:** G06F7/14; G06F9/30

- **European:** G06F9/30F; G06F9/302; G06F9/315; G06F9/318

**Application number:** WO1995US15713 19951201

**Priority number(s):** US19940349047 19941202

**Also published as:**

 EP0795153 (A1)

**Cited documents:**

 US5423010

 US5408670

 US5168571


 US4139899

 US5465374

[more >>](#)

## Abstract of WO9617291

A processor includes a first register (209) for storing a first packed data, a decoder (202), and a functional unit (203). The decoder has a control signal input (207) for receiving a first control signal and a second control signal. The first control signal is for indicating a pack operation, and the second control signal is for indicating an unpack operation. The functional unit is coupled to the decoder (202) and the register (209). The functional unit performs the pack operation and the unpack operation using the first packed data as well as move operation.



Data supplied from the [esp@cenet](mailto:esp@cenet) database - Worldwide